用LabVIEW模拟锁相环.doc

  1. 1、本文档共17页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
用LabVIEW模拟锁相环 毕业设计(论文)中文摘要 用LabVIEW模拟锁相环 摘要: 锁相电路是相位锁定环(Phase-Locked?Loop)的简称,主要由鉴相器、环路滤波、压控振荡器成?。主要是要掌握LabVIEW图形化编程特点,因为是软件来实现电路,就必须根据实际电路的功能,把它抽象为相应的逻辑来实现,因此需要既要彻底地掌握锁相环的理论知识,又要具备很强的虚拟仪器应用能力。充分调动积极思考,独立解决问题的能力。利用LabVIEW来实现锁相电路,主要是要掌握LabVIEW图形化编程特点,因为是用软件来实现电路,就必须根据实际电路的功能,把它抽象为相应的逻辑来实现,又因?LabVIEW的程序可以嵌套,所以在实现时可将其各个功能分别实现,然后以调用子程序的方式把它们组和在一起,因此设计时需要设计出一个大的框图,大的框图由多个子框图构成。虚拟锁相电路由时钟发生器、分频器、时钟及数据鉴相器、压控震荡器、移位寄存器这几个功能模块组成。 关键词:锁相环 鉴相器 压控振荡器 自动跟踪 毕业设计(论文)外文摘要 Title : Simulates the phase-locked loop with LabVIEW Abstract: The phase locking circuit is the phase locking link (Phase-Locked Loop) the abbreviation, mainly by the discriminator, the ring circuit filter, the pressure controls the oscillator to become.Mainly is must grasp the LabVIEW presente in figures and diagrams programming characteristic, because is the software realizes the electric circuit, must act according to the actual electric circuit the function, abstracts it for the corresponding logic realizes, therefore needs both to have to grasp the phase-locked loop thoroughly the theory knowledge, and must have the very strong hypothesized instrument application ability.The full reassignment positive ponder, the independence solves the question ability.Realizes the phase locking circuit using LabVIEW, mainly is must grasp the LabVIEW presente in figures and diagrams programming characteristic, because is realizes the electric circuit with the software, must act according to the actual electric circuit the function, abstracts it for the corresponding logic realizes, and further because the LabVIEW procedure may the nesting, therefore in realization time may realize separately its each function, then transfers the subroutine the way their group and in the same place, therefore designs time needs to design a big diagram, the big diagram constitutes by many sub-diagrams.The hypothesized phase locking circuit by the clock generator, the frequency divider, the clock and the data discriminator, the pressure co

文档评论(0)

mx597651661 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档