计算机专业英语电子教案－孙建忠 第2章.ppt

Computer English Chapter 2 Organization of Computers 2.4 I/O Subsystem Organization and Interfacing The load logic plays the role of the enable logic in the input device interface. When this logic receives the correct address and control signals, it asserts the LD signal of the register, causing it to read data from the systems data bus. The output device can then read the data from the register at its leisure while the CPU performs other tasks. 装载逻辑发挥着输入设备接口中使能逻辑的作用。当此逻辑获得正确的地址信号和控制信号后，它发出寄存器的LD信号，促使它从系统数据总线上读取数据。然后输出设备可以在其空闲的时候从寄存器中读取该数据，同时CPU可以执行其他的任务。 2.4 I/O Subsystem Organization and Interfacing A variant of this design replaces the register with tri-state buffers. The same logic used to load the register is used to enable the tri-state buffers instead. Although this can work for some designs, the output device must read in data while the buffers are enabled. Once they are disabled, the outputs of the buffers are tri-stated and the data is no longer available to the output device. 该设计也可以用三态缓冲器代替寄存器。装载寄存器的逻辑同样用于使能三态缓冲器。虽然对于某些设计这是可行的，但是输出设备必须在缓冲器有效时读入数据。一旦缓冲器被禁止，其输出就是三态，该数据也就不再能够供输出设备使用。 2.4 I/O Subsystem Organization and Interfacing Some devices are used for both input and output. A personal computers hard disk drive falls into this category. Such a device requires a combined interface that is essentially two interfaces, one for input and the other for output. Some logic elements, such as the gates that check the address on the address bus, can be used to generate both the buffer enable and register load signals 有些设备既用于输入又用于输出，个人电脑中的硬盘驱动器就属于这一类。这样的设备需要一个组合接口，本质上是两个接口，一个用于输入，另一个用于输出。一些逻辑元件（比如检查地址总线上的地址是否正确的门电路）既可以用来产生缓冲器的使能信号，有可以用来产生寄存器的装载信号。 2.4 I/O Subsystem Organization and Interfacing I/O devices are much slower than CPUs and memory. For this reason, they can have timing problems when interacting with the CPU. To illustrate this, consider what happens when a CPU wants to read data from a disk. It may take the disk drive several milliseconds to positi