- 1、本文档共13页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
009SmartFusionDesignToolsWP(利用溷合信号FPGA和新型软件工具轻易进行设计).pdf
Design Made Easy
With the SmartFusion Customizable System-on-Chip and
State of the Art Software Tools
November 2011
Table of Contents
Abstract 3
Basic Design Flow Concepts 3
FPGAs with Embedded Processors 4
FPGA with Soft Processor4
FPGA with Hard Embedded Processor5
Next Step for Embedded Processors 5
Next Generation Embedded Processor Design 7
Version Control in the Distributed Design Environment 10
Embedded SmartFusion Design Flow Review 11
2 Design Made Easy With the SmartFusion Customizable System-on-Chip and State of the Art Software Tools
Abstract
Since the early years of embedded processor design and FPGA design, silicon advancement and design
techniques for each have evolved independently. In the real world there are many FPGA designs without
embedded processors and many embedded systems that neither have nor need an FPGA. This leads to
two very distinct design flows, styles, and engineering disciplines. The relatively recent addition of
®
SmartFusion customizable system-on-chip (cSoC) devices adds the complexity of analog into the mix.
As FPGA and embedded functions have grown closer together on the board and in some cases merged
onto the same chip, have the engineers working on these designs, or the tools they use actually evolved
along with the silicon? Also, as microprocessors have included more analog functions over the years, do
FPGA designers now have the opportunity to incorporate analog design into their resume?
This paper examines the evolution path for FPGAs with embedded processors, and the design tools that
support them, and considers whether engineers need to evolve their techniques to accommodate the
integrated silicon or whether they can continue to manage their boundaries at the silicon level instead of
the board level. New techniques are available in the embedded SmartF
文档评论(0)