- 1、本文档共46页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
《05_STM8S Standard Peripherals》.ppt
May 2008 Salim Kandil CONFIDENTIAL STM8SStandard Peripherals STM8S Technical Training Purpose The purpose of this part is : To present you all the standard peripheral set, containing: GPIO ADC Timers To focus on the new functionalities comparing to ST7 Objective At the end of this chapter you will be able to Use GPIO, ADC and Timer List all the features of standard peripherals Configure peripherals according to your needs STM8S General Purpose I/Os GPIO Features (1/2) 70 multifunction bi-directional I/O ports for the 80 pin package Up to 70 Standard I/Os (3mA drive and 8mA for High-sink capable I/Os) Up to 16 analog inputs Up to 38 I/Os can be set-up as external interrupts including TLI (with sensitivity selection) Up to 37 with wake-up capability All Standard I/Os are shared in 9 ports (GPIOA..GPIOI) Individually configurable (Direction, configuration, ext. int., slope …) Separate registers for data input and output Allowing bit handling on the GPIO register GPIO Features (2/2) Highly robust I/O design, immune against current injection some I/Os with 10 MHz toggling frequency capability with output slope control for EMC noise reduction Alternate Functions pins (like USARTx, TIMx, I2Cx, SPIx, CAN, …) GPIO Configuration Modes GPIO Configuration Modes Programming Tips for GPIOs (1) A/D conversion Each pin used by the ADC cell must be configured as floating input (i.e. without pull-up resistors) before activating the analog input mode (which is the usual default state) Alternate function A signal coming from an on-chip peripheral can be output on a port. In this case, the I/O is automatically configured in output mode through Px_DDR A signal coming from an I/O can be an input to an on-chip peripheral. In this case, it must be configured according to the peripheral. WARNING Peripherals do not modify the complete I/O configuration: Px_CR1 registers are not forced by hardware YOU NEED TO MANAGE Px_CR1 BY SOFTWARE Programming Tips for GPIOs (2) Open Drain O
您可能关注的文档
- 《連接器弹片之沖压制程模拟及插拔力分析》.pdf
- 《(NREL)Thermal Evaluation of Toyota Prius Battery Pack》.pdf
- 《(SMT)++DFM流程及内容说明》.ppt
- 《(TI)_全面认识开关型电源中的BUCK-BOOST》.pdf
- 《(WO3)x–(TiO2)1−x nano-structured porous catalysts arc》.pdf
- 《(三菱电机Q-PLC培训课件)》.ppt
- 《(亲自整理排版02-10年3级PC真题大全》.doc
- 《(做OA)WF从入门到精通(中文版)》.pdf
- 《(免费下载)ptc公司的proe高级曲面扩展教程》.pdf
- 《(操作第5章)ups的运行和维护操作》.ppt
文档评论(0)