网站大量收购独家精品文档,联系QQ:2885784924

英文翻译存储器子系统的组成与接口.doc

英文翻译存储器子系统的组成与接口.doc

  1. 1、本文档共15页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
附录10:英文原文 Memory Subsystem Organization and Interfacing In this section we examine the construction and functions of the memory subsystem of a computer. We review the different types of physical memory and the internal organization of their chips. We discuss the construction of the memory subsystem, as well as multibyte word organizations and advanced memory organizations. 1 Types of Memory There are two types of memory chips ; read only memory(ROM) and random access memory(RAM). Read Only Memory(ROM) chips are designed for applications in which data is only read. (This data can include program instructions.)These chips are programmed with data by an external programming unit before they are added to the computer system. Once this is done, the data usually does not change. A ROM chip always retains its data, even when power to the chip is turned off. As an example, an embedded controller for a microwave oven might continuously run one program that does not change. That program would be stored in a ROM. Random Access Memory (RAM), also called read/write memory, can be used to store data that change. This is the type of memory referred to as X MB of memory in ads for PCs. Unlike ROM,RAM chips lose their data once power is shut off. Many computer system, including personal computers, include both ROM and RAM. 2 Internal Chip Organization The internal organizations of ROM and RAM chips are similar. To illustrate the simplest organization, a linear organization, consider an 8x2 ROM chip. For simplicity, programming components are not shown。 This chip has three address inputs and two data outputs, and 16 bits of internal storage arranged as eight 2-bit locations. The three address bits are decoded to select one of the eight locations, but only if the chip enable is active. If CE=0, the decoder id disabled and no location is selected. The tri-state buffers for that location‘s cells are enabled, allowing data to pass to the output buffers. If both CE and OE set to 1, these

文档评论(0)

***** + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档