网站大量收购闲置独家精品文档,联系QQ:2885784924

SC8211规格书SC8211规格书.doc

  1. 1、本文档被系统程序自动判定探测到侵权嫌疑,本站暂时做下架处理。
  2. 2、如果您确认为侵权,可联系本站左侧在线QQ客服请求删除。我们会保证在24小时内做出处理,应急电话:400-050-0827。
  3. 3、此文档由网友上传,因疑似侵权的原因,本站不提供该文档下载,只提供部分内容试读。如果您是出版社/作者,看到后可认领文档,您也可以联系本站进行批量认领。
查看更多
SC8211规格书SC8211规格书

DESCRIPTION SC8211 is a dual channel, 16 bit digital -to-analog converter IC utilizing CMOS technology specially designed for the digital audio applications. The internal conversion architecture is based on a R-2R resister ladder network, internal circuit is well matched and a 16 bit dynamic range is achieved even in whole supply voltage range. SC8211 also enhanced the performance of timing responsibility in digital serial bus, in a company with the fast switching R-2R network that make 8X over sampling audio signal is also supported. SC8211 can be supported wide range of sample frequency, it is compatible with TDA1311 by functionally. It’s digital input timing format is Least Significant Bit Justified (LSBJ), or so called Japanese input format. Digital code format is two’s complement and MSB first. SC8211 is available in 8-pin SOP or DIP. FEATURES CMOS technology Support 3.3V bus input level Low power consumption Two audio channel output in the same chip 16 bit dynamic range Low total harmonic distortion No phase shift between both output channel Available in 8 pins, SOP or DIP APPLICATIONS Digital audio equipment CD ROM/VCD Multimedia sound card MPEG decoder card BLOCK DIAGRAM PIN CONFIGURATION PIN DESCRIPTION Pin Name I/O Description Pin No. BCK I Serial bit clock input 1 WS I Word select clock input pin 2 DIN I Data input pin 3 GND - Ground 4 VDD Power Positive power supply 5 LCH O Left channel output 6 NC - No connection 7 RCH O Right channel output 8 FUNCTION DESCRIPTION The serial bus input data format of SC8211 is Japanese or called LSBJ (Least significant bit justified) format. Each valid DIN data will be shifted to the input register in the rising edge of the BCK, only the first 16 bit data (from MSB) is valid if the input data length is more than 16 bit, other data bit will be truncated. The clock frequency of the BCK could run up to 20MHz and supported to 8X over-sampling in 48KHz WS clock rate. Both left and right d

文档评论(0)

cduutang + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档