- 1、本文档共9页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
STSTEVALMKI062V1iNEMOMEMS方案.
ST STEVAL-MKI062V1 iNEMO MEMS方案ST 公司的STEVAL-MKI062V1 iNEMO模块是组合了多个MEMS和STM32F103RE MCU,具有加速度计, 陀螺仪,磁力计以及压力和温度传感器,提供线性,角度和磁性运动的三轴检测,而STM32F103RE是基于ARM 32位MCU,具有256-512KB闪存,USB,CAN,11个定时器,3个ADC和13个通信接口,从而提升游戏,机器人和导航的真实性和精确度.本文介绍STM32F103RE MCU主要特性和方框图, STEVAL-MKI062V1 iNEMO模块主要特性,方框图,详细电路图和材料清单(BOM).STM32F103xC STM32F103xD STM32F103xE:High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfacesThe STM32F103xC, STM32F103xD and STM32F103xE performance line family incorporates the high-performance ARM? Cortex?-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 512 Kbytes and SRAM up to 64 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer three 12-bit ADCs, four general-purpose 16- bit timers plus two PWM timers, as well as standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2Ss, one SDIO, five USARTs, an USB and a CAN.The STM32F103xx high-density performance line family operates in the –40 to +105℃temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.The STM32F103xx high-density performance line family offers devices in six different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.STM32F103xx 主要特性:■ Core: ARM 32-bit Cortex?-M3 CPU– 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access– Single-cycle multiplication and hardware division■ Memories– 256 to 512 Kbytes of Flash memoryup to 64 Kbytes of SRAM– Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories– LCD parallel interface, 8080/6800 modes■ Clock, reset a
文档评论(0)