网站大量收购闲置独家精品文档,联系QQ:2885784924

pac学界科专规划进度报告-GrandFormosaTarokoJan.6-.ppt

pac学界科专规划进度报告-GrandFormosaTarokoJan.6-.ppt

  1. 1、本文档共4页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
pac学界科专规划进度报告-GrandFormosaTarokoJan.6-.ppt

Grand Formosa Taroko Jan. 6 - Jan. 7 議 程 part Ⅰ 議 程 part Ⅱ 議 程 part Ⅲ 積體電路設計技術研發中心 Design Technology Center National Tsing Hua University 2006 International Center on Design for Nanotechnologies Workshop Lunch 12:00-13:00 ** Flash Memory Built-In Self-Diagnosis with Test Mode Contrl (Jen-Chieh Yeh, NTHU) ** A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques ( Shi-Yu Huang, NTHU) ** Self-Adaptable and Error-Resilient System Design (Tim Cheng, UCSB) Design and Test for Reliability (Chair: Tim Cheng) 10:45-12:00 Coffee Break 10:30-10:45 ** Research Highlights of CNST of UST (Cheng-Chung Chi, NTHU) ** National Technology Program in Taiwan (Jyuo-Min Shyu, ITRI) ** Nano-architectonics for Integrated Circuits and Systems - A Perspective (Kang Wang, UCLA) Invited session on nanotechnologies (Chairs: Tim Cheng and Jason Cong) 08:30-10:30 Welcome and Introductions 08:15-08:30 JAN. 6 (Fri.) Sessions Time Date Dinner 18:00-20:00 Panel discussions Opportunities and challenges for design for nanotechnologies 16:30-17:30 Education and social impact (Chair: Jason Cong) Joy of speech making (C.L. Liu, NTHU) 15:00-16:00 NSF/NSC discussion (Bill Chang and Cheng-Wen Wu, NTHU) 14:30-15:00 Coffee Break 14:15-14:30 ** A probabilistic approach to logic equivalence checking (Chun-Yao Wang, NTHU) ** Maximum Instantaneous Current analysis and cross talk optimization *** A Bus Architecture for Crosstalk Elimination ( Wen-Wen Hsieh, NTHU) *** Lower Bound Estimation of Maximum Instantaneous Current for Sequential Circuits (Cheng-Tao Hsieh, NTHU) ** A BIST scheme for FPGA interconnect delay faults (Yen-Lin Peng, NTHU) Design and Test for Programmability (Chair: Shih-Chieh Chang NTHU) 13:00-14:15 Jan. 6 (Fri.) Sessions Time Date Lunch 11:30-13:30 Discussion of 2006 research plan 10:30-11:30 Coffee Break 10:15-10:30 ** Solution Space Smoot

文档评论(0)

thl1006 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档