- 1、本文档共10页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Improving quasi-dynamic schedules through region slip
Improving Quasi-Dynamic Schedules through Region Slip
Francesco Spadini Brian Fahs Sanjay Patel Steven S. Lumetta
Center for Reliable and High-Performance Computing
Department of Electrical and Computer Engineering
University of Illinois at Urbana-Champaign
Abstract
Modern processors perform dynamic scheduling to
achieve better utilization of execution resources. A sched-
ule created at run-time is often better than one created at
compile-time as it can dynamically adapt to specific events
encountered at execution-time. In this paper, we examine
some fundamental impediments to effective static schedul-
ing. More specifically, we examine the question of why
schedules generated quasi-dynamically by a low-level run-
time optimizer and executed on a statically scheduled ma-
chine perform worse than using a dynamically-scheduled ap-
proach. We observe that such schedules suffer because of
region boundaries and a skewed distribution of parallelism
towards the beginning of a region. To overcome these limi-
tations, we investigate a new concept, region slip, in which
the schedules of different statically-scheduled regions can be
interleaved in the processor issue queue to reduce the region
boundary effects that cause empty issue slots.
1 Introduction
Modern high-performance microprocessors incorporate
dynamic scheduling to achieve good performance for
multiple-issue implementations. A dynamic scheduler’s abil-
ity to schedule instructions continuously based on dynami-
cally variant conditions fuels its ability to effectively find par-
allel instructions. This ability, however, comes at the cost
of extra hardware complexity and energy expended per dy-
namic instruction. Static scheduling, alternatively, requires
less hardware complexity because the scheduling function is
incorporated into code generation. Static schedules, however,
are more susceptible to degradation in performance due to
variances in run-time behavior, such as load latencies and
control flow patterns.
A mid
您可能关注的文档
- Handling Manipulated Evidence.pdf
- Handling Failures in Human-Computer Conversation.pdf
- Hard X-ray Observations of Magnetic Cataclysmic Variables.pdf
- Harvard School of Public Health Authors.pdf
- Hausdorff dimension of repellors in low sensitive systems.pdf
- HBC THE BAY - Holiday 2010.pdf
- HBT neonate.pdf
- HDL 2000机票打印机驱动安装.docx
- hdmi 7511W 芯片资料.pdf
- HDMI Marking Description.pdf
最近下载
- 委托指导股票买卖协议书范本5篇.docx
- 2024年营养指导员技能竞赛理论知识考试题库500题(含答案).docx
- 酒店消防安全管理制度11.doc VIP
- 程家惠《洋话汉音》(升级版).doc
- 青岛版科学五年级上册第一单元《光》大单元教学设计.docx
- 第4课《古代诗歌四首——天净沙.秋思》说课课件 2024—2025学年统编版语文七年级上册.pptx VIP
- 保健刮痧师保健刮痧师(高级)考点巩固.pdf VIP
- 04大医传承二(1-32讲).doc
- Unit4NaturalDisasters词汇讲解课件高中英语人教版.pptx
- 保健刮痧师《保健刮痧师》高级题库考点(模拟卷).doc VIP
文档评论(0)