LTC2296CUP#PBF;LTC2297CUP#PBF;LTC2296IUP#PBF;LTC2298CUP#PBF;中文规格书,Datasheet资料.pdf

下载文档

8
0
约 11页
2017-04-06 发布于江苏
举报
版权申诉
保障服务

LTC2296CUP#PBF;LTC2297CUP#PBF;LTC2296IUP#PBF;LTC2298CUP#PBF;中文规格书,Datasheet资料.pdf

1、本文档共11页，可阅读全部内容。
2、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

LTC2296CUP#PBF;LTC2297CUP#PBF;LTC2296IUP#PBF;LTC2298CUP#PBF;中文规格书,Datasheet资料

LTC2298/LTC2297/LTC2296 1 229876fa FEATURES DESCRIPTIO U APPLICATIO S U TYPICAL APPLICATIO U ■ Integrated Dual 14-Bit ADCs ■ Sample Rate: 65Msps/40Msps/25Msps ■ Single 3V Supply (2.7V to 3.4V) ■ Low Power: 400mW/235mW/150mW ■ 74.3dB SNR ■ 90dB SFDR ■ 110dB Channel Isolation at 100MHz ■ Multiplexed or Separate Data Bus ■ Flexible Input: 1VP-P to 2VP-P Range ■ 575MHz Full Power Bandwidth S/H ■ Clock Duty Cycle Stabilizer ■ Shutdown and Nap Modes ■ Pin Compatible Family 105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit) 80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit) 65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit) 40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) 25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit) 10Msps: LTC2290 (12-Bit), LTC2295 (14-Bit) ■ 64-Pin (9mm × 9mm) QFN Package Dual 14-Bit, 65/40/25Msps Low Power 3V ADCs The LTC?2298/LTC2297/LTC2296 are 14-bit 65Msps/ 40Msps/25Msps, low power dual 3V A/D converters de- signed for digitizing high frequency, wide dynamic range signals. The LTC2298/LTC2297/LTC2296 are perfect for demanding imaging and communications applications with AC performance that includes 74.3dB SNR and 90dB SFDR for signals at the Nyquist frequency. DC specs include ±1.2LSB INL (typ), ±0.5LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 1LSBRMS. A single 3V supply allows low power operation. A separate output supply allows the outputs to drive 0.5V to 3.6V logic. An optional multiplexer allows both channels to share a digital output bus. A single-ended CLK input controls converter operation. An optional clock duty cycle stabilizer allows high perfor- mance at full speed for a wide range of clock duty cycles. LTC2298: SNR vs Input Frequency, –1dB, 2V Range, 65Msps – + INPUT S/H ANALOG INPUT A ANALOG INPUT B CLK A CLK B 14-BIT PIPELINED ADC CORE CLOCK/DUTY CYCLE CONTROL OUTPUT DRIVERS ??? OVDD OGND MUX D13A D0A ??? OVDD OGND 229876 TA01 D13B D0B – + OUTPUT DRIVERSINPUT S/H 14-BIT PIPELINED ADC CORE CLOCK/DUTY CYCLE CONTROL INPUT FREQUEN