- 1、本文档共27页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
ug_altera_lvds
Altera LVDS SERDES IP Core User Guide
2014.08.18
ug_altera_lvds Subscribe Send Feedback
The Altera LVDS SERDES IP Core configures the serializer/deserializer (SERDES) and dynamic phase
alignment (DPA) blocks. The IP core also supports LVDS channels placement, legality checks, and LVDS
channel-related rule checks.
The Altera LVDS SERDES IP core is only available for Arria? 10 devices. For Arria V, Cyclone? V, and
Stratix? V devices, follow the steps inMigrating Your ALTLVDS_TX and ALTLVDS_RX IP Cores on
page 25 to migrate your IP.
Related Information
? LVDSSERDESTransmitter/Receiver (ALTLVDS_TXandALTLVDS_RX)MegafunctionsUserGuide
Features
You can configure the features of Altera LVDS SERDES IP core through the IP Parameter Editor in the
Quartus? II software. The Altera LVDS SERDES IP core feature includes the ALTLVDS_RX and
ALTLVDS_TX IP cores features supported in Stratix V devices, such as:
? Parameterizable data channel widths
? Parameterizable serializer/deserializer (SERDES) factors
? Registered input and output ports
? PLL control signals
? Dynamic phase alignment (DPA) mode
? Soft clock data recovery (CDR) mode
Functional Modes
This table lists the functional modes for the Altera LVDS SERDES IP core.
Table 1: Functional Modes for the Altera LVDS SERDES IP Core
DescriptionFunctional Mode
In this mode, the IP core configures the SERDES block as a serializer. A
PLL generates the fast clock (fclk) and load enable (loaden) signals.
TX
ISO
9001:2008
Registered
? 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with
Alteras
您可能关注的文档
- The Equivalence of Price and Quantity Competition with Incentive Scheme Commitment.pdf
- The English of Conversation.ppt
- The ESO Slice Project (ESP) galaxy redshift survey I. Description and First Results.pdf
- The Essential Spectrum of the Linearized 2D Euler Operator is a Vertical Band.pdf
- The Exploratorium An Environment To Explore Your Feelings.pdf
- The Extent and Cause of the Pre-White Dwarf Instability Strip.pdf
- The first probabilistic track of the international planning competition.pdf
- The Formation of Massive Binary Stars.pdf
- The Future of Yellow Phosphorus in China.pdf
- The Galactic Shock Pump A Source of Supersonic Internal Motions in the Cool Interstellar Me.pdf
文档评论(0)