An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs.pdfVIP

下载本文档

9
0
约3.24万字
约 12页
2017-04-09 发布于江苏
举报
版权申诉

An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs.pdf

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs

1 In Proc. of the IFIP TC10 WG10.5 X International Conference on Very Large Scale Integration (VLSI99), Lisbon, December 1-3, 1999 (Session: High-level Synthesis and Verification of Embedded Systems). VLSI: Systems on a Chip, Luis M: Silveira, Srinivas Devadas and Ricardo Reis (Editors), Kluwer Academic Publishers, pp. 485-496. An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs Jo?o M. P. Cardoso and Horácio C. Neto jmpc@, hcn@inesc.pt University of Algarve/INESC, IST/INESC Key words: Temporal Partitioning, Reconfigurable Computing, Dynamic Reconfiguration, Field-Programmable Gate-Arrays (FPGAs) Abstract: This paper presents a novel algorithm for temporal partitioning of graphs rep- resenting a behavioral description. The algorithm is based on an extension of the traditional static-list scheduling that tailors it to resolve both scheduling and temporal partitioning. The nodes to be mapped into a partition are selected based on a statically computed cost model. The cost for each node integrates communication effects, the critical path length, and the possibility of the criti- cal path to hide the delay of parallel nodes. In order to alleviate the runtime there is no dynamic update of the costs. A comparison of the algorithm to other schedulers and with close-to-optimum results obtained with a simulated annealing approach is shown. The presented algorithm has been implemented and the results show that it is robust, effective, and efficient, and when com- pared to other methods finds very good results in small amounts of CPU time. 1. INTRODUCTION The availability of RPUs (reconfigurable processing units), such as the new FPGAs, with lower reconfigurable times and partial-reconfiguration ca- pability, has made possible the concept of “virtual hardware” [1]: the hard- ware resources are supposed unlimited and implementations that oversize the RPU area are resolved by temporal partitioning. Then, the partitioned