- 1、本文档共14页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Cortical Models Onto CMOL and CMOS—Architectures and PerformancePrice
2502 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 54, NO. 11, NOVEMBER 2007
Cortical Models Onto CMOL and
CMOS—Architectures and Performance/Price
Changjian Gao and Dan Hammerstrom, Senior Member, IEEE
Abstract—Here we introduce a highly simplified model of the
neocortex based on spiking neurons, and then investigate various
mappings of this model to the CMOL CrossNet nanogrid nanoar-
chitecture. The performance/price is estimated for several archi-
tectural configurations both with and without nanoscale circuits.
In this analysis we explore the time multiplexing of computational
hardware for a pulse-based variation of the model. Our analysis
demonstrates that the mixed-signal CMOL implementation has
the best performance/price in both nonspiking and spiking neural
models. However, these circuits also have serious power density is-
sues when interfacing the nanowire crossbars to analog CMOS cir-
cuits. Although the results presented here are based on biologically
based computation, the use of pulse-based data representation for
nanoscale circuits has much potential as a general architectural
technique for a range of nanocircuit implementation.
Index Terms—Architecture performance and price, hierarchical
distributed memory (HDM), multiplexing circuit design, nanoelec-
tronics.
I. INTRODUCTION
THERE ARE A number of challenges facing the semicon-ductor industry, and, in fact, computer engineering as a
whole. For metal-oxide-semiconductor field-effect transistors
(MOSFET), the gate voltage threshold sensitivity over gate
length grows exponentially, especially for gate lengths below
10 nm [1]–[3]. The precision required for manufacturing
lithography to overcome this exponentially growing parameter
sensitivity is currently beyond the industry’s projections [4].
Other challenges include parameter variation, design com-
plexity, and severe power density constraints. Nanoelectronic
circuits have been touted as the next step for Moore’s law, yet
these circ
您可能关注的文档
- Chandra observation of the multiple merger cluster Abell 521.pdf
- Changes in bone density and cyst volume after marsupialization of mandibular odontogenic keratocysts.pdf
- Changes in Physical State.pdf
- Chapter 15 E-Commerce.ppt
- Chapter 15 Ice Forecasting 15-1. General.pdf
- Chapter 4 - Impact Assessment.pdf
- Chapter 11 An Ice Jam Primer 11-1. Review of Ice Types.pdf
- Chapter 8-Chain Conden Polym-2011.pdf
- Chapter 6 Comprehension of References.ppt
- Chapter 9_4th ed.pdf
文档评论(0)