- 1、本文档共19页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
delay-locked loop
ECE 658 Project - Delay Locked Loop Design
Y. Sinan Hanay
December 20, 2007
Chapter 1
Introduction
Generation and distribution of clock signals inside the VLSI systems is one of the most important
problems in the design of VLSI systems. Because of the process variations and interconnect
parasitics, clock signals delays vary for dierent paths. The clock signals should have zero clock
skew, that is to say all the clock signals should arrive at the inputs of registers at the same
time. Otherwise latches and ip-ops get clock signal at dierent time instances. In order to
circuit to operate correctly these dierences should be eliminated, ideally to zero. However it
is not possible practically and 10% of the clock cycle is expended in order to compensate for
clock skew[1]. To handle this problem, several solutions are proposed. One of which is usage
of H-tree clock networks, in which conguration the distance to all circuit blocks is same thus
the clock delay would be same. But this technique is hard to implement since the dierent fan-
out requirements for dierent blocks and routing constraints. Also some CAD techniques and
heuristics are used in the routing of the clock trees [6].
The reduction of clock skew is one of the important problems in the VLSI design. Passive
techniques such as clock network optimization techniques cannot completely reduce the clock
skew [2]. Phase-locked loops and delay-locked loops (DLL) are extensively used in VLSI circuits
in order to decrease clock screw in the clock networks. DLL is a rst order loop that compares
it`s input with a reference signal, than delay it `s output so that it can synchronize with the
reference signal in a feedback fashion.
DLL consists of 4 units:
1. Phase Detector
2. Charge Pump
3. Filter
4. Voltage Controlled Delay Line (VCDL)
1
It`s working principle is as follows: First, phase detect block compares the reference clock
signal with the output signal, depending on the dierence , if reference signal is leadi
您可能关注的文档
- chemical priming with urea and KNO3 enhances maiz hybids seed viability under abiotic stress.pdf
- chemical safety of meat products.pdf
- CHATTERBOX BOOK 4(1-2单元).pdf
- Chemical characterization and source apportionment of PM2.5.pdf
- Chemically modified light-curable chitosans with enhanced.pdf
- Chest Ultrasonography in the ICU.pdf
- Chi CVPR 2013 - Block and Group Regularized Sparse Modeling for Dictionary Learning.pdf
- Chest study PPA.pdf
- Chiffres clés Vente à distance e - commerce fournie par FEVAD.pdf
- Childhood Maltreatment and Conduct DisorderIndependent Predictors of Adolescent Substance among heal.pdf
- 2024高考物理一轮复习规范演练7共点力的平衡含解析新人教版.doc
- 高中语文第5课苏轼词两首学案3新人教版必修4.doc
- 2024_2025学年高中英语课时分层作业9Unit3LifeinthefutureSectionⅢⅣ含解析新人教版必修5.doc
- 2024_2025学年新教材高中英语模块素养检测含解析译林版必修第一册.doc
- 2024_2025学年新教材高中英语单元综合检测5含解析外研版选择性必修第一册.doc
- 2024高考政治一轮复习第1单元生活与消费第三课多彩的消费练习含解析新人教版必修1.doc
- 2024_2025学年新教材高中英语WELCOMEUNITSectionⅡReadingandThi.doc
- 2024_2025学年高中历史专题九当今世界政治格局的多极化趋势测评含解析人民版必修1.docx
- 2024高考生物一轮复习第9单元生物与环境第29讲生态系统的结构和功能教案.docx
- 2024_2025学年新教材高中英语UNIT5LANGUAGESAROUNDTHEWORLDSect.doc
文档评论(0)