IC制造流程简介讲解.ppt

  1. 1、本文档共39页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
IC制造流程简介 ANDY;相关定义;相关定义;相关定义;Wafer Start;製程;The Introduction to The Manufacturing Process of VLSI;晶圓(Wafer);;(a) As-grown crystal;微影(Photolithography);Wafer;Continue;Doping: To get the extrinsic semiconductor by adding donors or acceptors, which may cause the impurity energy level. The action that adding particular impurities into the semiconductor is called “doping” and the impurity that added is called the “dopant”. ;Pre-deposition: To put the impurities on the wafer surface. Generally used dopant resource furnace design: ;Drive-in: To implant the dopant into the wafer by the thermal process;1. The definition: A manufacturing process that can uniformly implants the ions into the wafer in the specified depth and consistence by selecting and accelerating ions. 2. The purpose: To change the resistance value of the semiconductor by implanting the dopant. 3. Energy range (8 years ago) (1) General process:10 KeV - 180 KeV (0.35?m) (100KeV for 0.18 ?m now) (2) Advanced process:10 KeV - 3 MeV (0.5?m) (3) RD process:0.2 KeV - 5 KeV;;Parameters Doping elements selection Scanning uniformity control Temperature control Concentration control ;Physical Vapor Deposition;Chemical Vapor Deposition;(1) Thermal Oxidation The growth temperature is above 900 0C. High quality SiO2. (2) Low Pressure CVD (LPCVD) The growth temperature is around 400 0C to 750 0C. Better step coverage ability. (3) Plasma Enhanced CVD (PECVD) The growth temperature is under 400 0C. In the case of the Al deposition and non-thermal process. ;;Major Parameters In CMP;Slurry;Wafer Cleaning;;Positive Resist;Etching Methods;Wet Etching;(a) Isotropic Etching:A=0 (Erh=Erv);;(a) Sputtering Etching;Scheme Diagram of RIE System;Annealing;Furnace;Rapid Thermal Processing;Halogen-W Heater (vertical);The End

您可能关注的文档

文档评论(0)

shuwkb + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档