- 1、本文档共38页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Comlent为UT手机事业部做的锁相环培训幻灯片
Synthesizer (PLL) Design Larry B. Li Comlent Technology, Inc. Outline Overview of CL3010 Design Digital Design flow of Fractional Synthesizer PLL Basic Phase Noise in PLL Delta-Sigma Modulator Spurious in PLL Charge Pump Design Summary PHS System with CL3010B +PA CL3010X3 Schematic Block Diagram of Fractional Synth. Fractional-N Synthesizer Block Diagram for Delta Modulator Delta Sigma Schematic Delta-Sigma Layout Simple PLL System Type I PLL Model Type I PLL Settling Time Type I PLL Stability One pole at origin s=0 Another pole is –ωLPF Phase margin should be 65o Open Loop D C gain is infinity Frequency acquisition range is limited (~ ωLPF) Type II PLL CP PLL basic CP PLL basic (2) CP PLL basic (3) Phase noise at input Noise in VCO Noise in PLL Frequency Synthesizer Phase Noise calculations Phase Noise from Clock Buffer Phase Noise from Charge Pump During lock time, change pump is on for short time TP. Charge will be off for most of time. Noise contribution is only during the on time. Phase Noise from VCO Fractional Synthesizer Δ-Σ Modulator Noise contribution for Δ-Σ Modulator Reference Spurious in PLL Reference Spurious Calculation Kvco=85MHz/V, a1=1mV, Fvco=3800MHz, 2nd order Filter 4th order filter for PLL Spurs from Current Leakage Charge Pump Current Mismatch Current mismatch will generate net charge to control line. Net current will be zero when PLL is locked. Up/DN signal will be different. Charge Sharing in Charge Pump Charge injection from switches Parasitic capacitance difference between PMOS and NMOS. Charge Pump Design Charge Pump Design Charge Pump Circuit Charge Pump Design Consideration Mismatch between up down current Charge injection the control line Voltage compliance Less current consumption Minimize the noise current Leakage current when charge pump tri-stated ESD consideration for charge pump output. *Comlent Technology, Inc. After PLL Settle fVCO=N·fREF If frequency Change 20MHz, then settle to 1kHz Charge Pump based PLL call Type II
您可能关注的文档
最近下载
- (完整版)党员发展对象试题题目和答案.pdf VIP
- 2025年天翼云高级运维工程师认证参考试题库资料(含答案).pdf
- 石油企业质量安全环保论文.docx VIP
- 水处理药剂投标文件格式.docx VIP
- AI 软件开发行业市场调研分析报告.docx
- 0.中国中铁建筑施工典型异常工况安全处置工作指引宣贯材料.pptx VIP
- ANCA相关性血管炎的诊治.ppt
- 石油健康安全环保论文.doc VIP
- 阅读理解专项+标题的含义及作用++++课件(共29张ppt)++2023-2024学年统编版语文七年级上册.pptx VIP
- GB_T 1094.11-2022 电力变压器 第11部分:干式变压器.docx VIP
文档评论(0)