- 1、本文档共45页,可阅读全部内容。
- 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
buck型DCDC原理
Modulator The modulator which can be seen as a transconductance amplifier controls the inductor current as a function of the amplified error signal from the error amplifier. gm(MOD )is the transconductance of the modulator and determined by the change of inductor current divided by the corresponding output voltage swing of the error amplifier. z1?p1 Compensator The error amplifier provides most of the loop DC gain, which determines the load regulation of the converter. For the output resistance of error amplifier RO(EA) is much larger than R3 gm(EA) is the transconductance of error amplifier. z2p2 Feedback Network Feedback network is normally composed of external resistive divider, which sets the adjustable output voltage. No poles and zeros. Bode Plot Phase Margin Crossover Frequency Worst Case: No Load z3p30.1fs Independent of Load Output Voltage Dependent Checking Loop Stability Load transient response Soft-Start Soft-Start Limit Rush Current Avoid Voltage Overshoot Peak current linearly Peak current in steps Duty Cycle Peak Current Control Voltage Feedback Voltage Reference Voltage Linear Ramp Voltage Linear Ramp Voltage Design Considerations: Reduce the loop gain when FB is small Otherwise maybe unstable for normally frequency is reduced when FB is small Pay attention to soft start with heavy load In many applications peak current is reduced to half when FB is small Introduction Datasheet Key Technique and Design Considerations Design Instructions Good Source for Latest Developments Outline: Introduction to step-down DC-DC converter design Design Instructions Introduction to step-down DC-DC converter design Don’t short supply. Ensure no overlapping switches Limit the peak inductor current. Be stable under all conditions. Temperature, Vin, Vout, Iload, Load Step Take care of fault conditions. Short circuit, Under Voltage Lockout… Calculate layout parastics. Metal and bond wires are resistors Make it testable.
您可能关注的文档
- 500强经营管理案例精粹 微软的成功经验.doc
- A Brief Guide to Writing A ComparisonContrast Essay一个简短的指南,写一篇comparisoncontrast.doc
- A Neurological Perspective on SLA Study 新世纪神经学视角.ppt
- AADL文献综述.doc
- A-地层实测剖面的选择及测制.ppt
- AA公司仓库内部布局.ppt
- AA式词语详解.doc
- ABS规范 ABS中文版.doc
- ABAQUS公司介绍.ppt
- Academic Honesty, Academic Dishonesty, and Plagiarism :学术诚信的学术欺诈和剽窃,,.ppt
- 部编版一年级语文下册第四单元《8 夜色》教学课件(2025年春-新编教材).pptx
- 江苏省盐城市五校2024-2025学年高一下学期4月期中联考数学试卷(含答案).pdf
- 2025年高一语文教师工作总结简单版(六).docx
- 第12课《台阶》课件 2024—2025学年统编版语文七年级下册(共39张PPT).pptx
- 部编版一年级语文下册第四单元《语文园地四》教学课件(2025年春-新编教材).pptx
- 部编版一年级语文下册第四单元《9 端午粽》教学课件(2025年春-新编教材).pptx
- 指导技能的关键要素与提升的策略研究与分享.docx
- 湖南省永州四中直升班2025届高三(下)适应性数学试卷(含答案).pdf
- 湖北省荆荆宜襄·四地七校联盟2024-2025学年高一(下)期中联考数学试卷(含答案).pdf
- 2025年04月17日袁荣的初中历史组卷.docx
文档评论(0)