液晶cell的结构Array_Process_(_Module).ppt

下载文档 降价啦

30
0
约1.46万字
约 96页
2018-03-10 发布于江西
举报
版权申诉
保障服务

液晶cell的结构Array_Process_(_Module).ppt

1、本文档共96页，可阅读全部内容。
2、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

液晶cell的结构Array_Process_(

? Color Filter on Array ( COA) Panel Design Section / Technology Division HannStar Confidential Data line BM Insulator (SiNx) Pixel ITO Align Margin Aperture ? Color Filter on Array ( COA) Panel Design Section / Technology Division HannStar Confidential Data line (BM) Insulator (SiNx) Aperture Pixel ITO Organic Insulator ITO electrode Pixel Structure of TFT LCD Introduction to TFT Array Processing Glass Substrate Glass Substrate Cs on Common 與 Cs on Gate 架構液晶畫素 TFT Gate Line Data Line Cs Cs 液晶畫素 TFT Common Common Gate Line Data Line Cs Cs Cs on Common Cs on Gate PEP5 : ITO 1.Process Flow : 5000 ITO Pre-Clean 5100 ITO Sputter 5600 ITO Wet Etch 5500 Photo 5800 PR Strip PEP5 TFT CF BM Pixel structure Pixel dimension: 72.5 x 217.5 (μm2) Size of transistor is W/L = (13/13) Due to Al gate process Stable TFT performance Aperture Ratio: ~ 54% PEP1 PEP2 PEP3 PEP4 PEP5 BM Tandem repairing circuit Tandem repairing circuit Laser welding to short the adjacent pixels 1 Introduction to TFT Array Processing 5PEP TFT Procdess ---- 1PEP : Gate Layer Formation Glass Substrate Gater TFT MIM Cs PAD 5PEP TFT Procdess ---- 2PEP :Stopper Formation Glass Substrate I stopper(SiNx ) Channel layer(a-Si) Gate Insulator(SiNx) Gate Insulator(SiOx) Gate(Al-Nd/Mo) TFT MIM Cs PAD Introduction to TFT Array Processing 5PEP TFT Procdess ---- 3PEP : Island Singal line 5PEP TFT Procdess ---- 4PEP : THPassivation TFT MIM Cs PAD TFT MIM Cs PAD Signal layer(Mo/Al/Mo) S/D layer(N+ a-Si) I stopper(SiNx ) Channel layer(a-Si) Gate Insulator(SiNx) Gate Insulator(SiOx) Gate(Al-Nd/Mo) Passivation Signal layer(Mo/Al/Mo) S/D layer(N+ a-Si) I stopper(SiNx ) Channel layer(a-Si) Gate Insulator(SiNx) Gate Insulator(SiOx) Gate(Al-Nd/Mo) Introduction to TFT Array Processing 5PEP TFT Procdess ---- 5PEP : Pixel (ITO) TFT MIM Cs PAD Signal layer(Mo/Al/Mo) Passivation Pixel layer(ITO)