网站大量收购闲置独家精品文档,联系QQ:2885784924

PIC24H单片机讲解(1).ppt

  1. 1、本文档共37页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
PIC24H系列单片机体系结构及外设模块讲解 主讲人:胡洲 时 间:2011-7-14 Register Introduce (1) Register Introduce (2) Software stack pointer W14 Software Stack Frame Pointer A frame is a user-defined section of memory in the stack used by a single subroutine. W14 is a special working register because it can be used as a Stack Frame Pointer with the LNK (link) and ULNK (unlink) instructions. W14 can be used in a normal working register by instructions when it is not used as a Stack Frame Pointer. Stack Pointer Overflow The stack overflow check is not enabled until a word write to SPLIM occurs, after which time it can only be disabled by a device Reset. If the contents of W15 are greater than the contents of the SPLIM register by 2, and a CALL instruction is executed or an interrupt occurs, a stack error trap is generated. SR: CPU Status Register DC: MCU ALU Half Carry/Borrow bit IPL2:0: CPU Interrupt Priority Level Status bits N: MCU ALU Negative bit OV: MCU ALU Overflow bit Z: MCU ALU Zero bit C: MCU ALU Carry/Borrow bit CORCON: Core Control Register IPL3: CPU Interrupt Priority Level Status bit PSV: Program Space Visibility in Data Space Enable bit Note 1: User interrupts are disabled when IPL3 = 1. Data Memory(1) The size of the X data space is device specific. DMA RAM is not available on all devices. Near data memory can be accessed directly via file register instructions that encode a 13-bitaddress into the opcode. All data memory can be accessed indirectly via W registers or directly using the MOV instruction. Data Memory(2) Upper half of data memory map can be mapped into a segment of program memory space for Program Space Visibility (PSV). Data Alignment Program Memory Map(1) The address boundaries for user Flash program memory will depend on the device variant selected. Program Memory Map(2) Device Configuration Registers Instruction Fetch Example Using Table instructions(1) Using Table instructions(2) Program Space Visibility Program Space Visibility Example 1 Compiler Mana

文档评论(0)

wxc6688 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档