CPU And DSP(高泽华).ppt

  1. 1、本文档共65页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
? Eight low bank address registers (R0–R7) ? Eight high bank address registers (R8–R15), or alternatively, eight base address registers (B0–B7) ? Two stack pointers (NSP, ESP), only one of which is active at a time (SP) ? Four offset registers (N0–N3) ? Four modifier registers (M0–M3) ? A modifier control register (MCTL) ? Two address arithmetic units (AAU) ? One bit mask unit (BMU) 330HiFi: 32 registers,3 MUL/MAC,SIMD,VLIW,Advanced Instructions, 32 bus cache ZSP500 16+8+ registers,2MUL/MAC, SIMD, SuperScalar, 4 instructions group ,128-bit address bus,64x2 data bus TCM TeakliteIII 8+8+ registers, 2MUL/MAC, SIMD, SuperScalar, 2~3 instructions group, 32x2 address bus,32x2 data bus TCM Sc140e 16+8+4+4 registers, 4MUL/MAC, SIMD, SuperScalar, MIPS24K RISC 24x24 or 16x16 single MUL/MAC 24x24 dual MUL/MAC 32x16 single or dual MUL/MAC Add, subtract, advanced compare (all are scalar, more are 24-bit, some can have Q) 32-bit Variable-Length Decode Table Entry 16-bit Variable-Length Decode Table Entry Normalize Shift Amount Operations Truncate, Round, Saturate, Convert, and Move Operations Selection and Permutation Operations Bitwise Logical Operations Zero Operations 5-stage pipeline with 64/24/16-bit ISA 2-issue VLIW Base ALU, barrel shifter 32x32 integer single-cycle multiplier 32-bit integer divider Miscellaneous (NSA, MIN/MAX, SignExtend) instructions 32 entry AR register file Integrated interrupt controller with 22 interrupts with 6 priority levels Integrated timer with 3 timers 4K, 2-way associative instruction cache 8K, 2-way associative write-back data cache Single local, tightly-coupled instruction RAM (can be populated from 0 to 128KB) Dual local, tightly-coupled instruction RAM (can be populated from 0 to 128KB) ??64bit load The ZSP500 core is a four-way superscalar, dual MAC digital signal processor RISC-based superscalar architecture The ZSP500 architecture can prefetch eight instruction words each clock cycle. Running at 250 MHz, a ZSP500-based

您可能关注的文档

文档评论(0)

wxc6688 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档