ghz cmos射频无线收发芯片的设计-design of ghz cmos rf transceiver chip.docx

下载文档 降价啦

40
0
约6.09万字
约 85页
2018-06-04 发布于上海
举报
版权申诉
保障服务

ghz cmos射频无线收发芯片的设计-design of ghz cmos rf transceiver chip.docx

1、本文档共85页，可阅读全部内容。
2、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

ghz cmos射频无线收发芯片的设计-design of ghz cmos rf transceiver chip

AbstractAs the regine of wireless comunicaion application becomes larger, demand for low-cost low-power-consumption RF IC has been increasing drastically day by day. Therefore the idea of using CMOS technology to implement RF IC has been paid much more attention on. With great improvement of characteristic frequency of CMOS devices, CMOS RF transceiver has gradually replaced conventional bipolar or GaAs transceiver in many wireless communicat ion areas. However, due to the intrinsic shortage of CMOS technology such as substrate loss, CMOS RF transceiver will remain a hot research topic in a predict abally long period.In this dissertation, several common architectures of RF transceiver, including superheterodyne transceiver, zero-IF transceiver and low-IF resceiver, are introduced. The characteristics of each archetecture are described and their pros and cons are analyzed. In addition, the difference in configuration between full-duplex and half-duplex transceiver is also introduced. According to the design requirements as well as the feasibility in CMOS technology, half -duplex transceiver is employed eventually. The part of transmitter is based on superheterodyne archetectur and the one of receiv er is based on low-IF architecture.Upon research on fundermental theory of RF IC, these main subcircuits in RF front-end have been designed, including LNA, PA, T/R switch, mixer and frequency synthesizer.All the designs in this thesis is based on TSMC RF 0.18μm CMOS technology. Cadence SpectreRF and Agilent ADS are used to perform schematic design and simulation. Simulation results have manifested: LNA has 1.8dB NF, 15.9dB gain, 9.8mW power consumption; PA has variable output power from 0 to 9.2dBm, 33% drain efficiency, 32% PAE, 7.1 OIP3; T/R switch has -860dBm insertion loss; mixer has variable conversion gain from 13.2 to 19.5dB, tunable IIP3 from -12.4 to -7.0 dBm, 13dB DSB NF, only 900uW power consumption; frequency synthesizer has variable output frequenc y from 2.3