Digital Logical Circuit(俞鹤伟)chapter6-a.pptVIP

Digital Logical Circuit(俞鹤伟)chapter6-a.ppt

  1. 1、本文档共25页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
* * Digital Logic Chapter6 - Combinational logic design practices * OUTLINE 6.1 Documentation Standards 6.2 Circuit Timing 6.3 Combinational PLDs 6.4~6.11 Combinational Logic Building Blocks 6.1 Documentation Standards Good documentation is essential for correct design and efficient maintenance of digital systems. A documentation package should generally contain at least the following items: Specification To describes exactly what the circuit or system is supposed to do, including a description of all inputs and outputs. A schematic diagram is a formal specification of the electrical components of the system, their interconnections, and all of the details needed to construct the system. 6.1 Documentation Standards Schematic diagram Timing diagram Block diagram To show the values of logic signals as a function of time. An informal pictorial description of the system’s major functional modules and their basic inter-connections. To describe the internal function of a PLD, FPGA, or ASIC. It is normally written in HDL. 6.1 Documentation Standards It is a text document that, in conjunction with the other documentation, explains how the circuit works internally. Structured logic device description Circuit description To show the inputs, outputs, functional modules, internal data paths, and important control signals of a system. 6.1.1 Block Diagrams 6.1.2 Gate Symbols Each signal name should have an active level associated with it. Active high: A signal is active high if it performs the named action or denotes the named condition when it is HIGH or 1. Active low: 6.1.3 Signal Names and Active Levels Asserted: when a signal is at its active level. Negated/Deasserted: when it is not at its active level. Active levels may be associated with the input and output pins of gates and larger-scale logic elements. We use an inversion bubble to indicate an active-low pin and the absence of a bubble to indicate an active-high pin. 6.1.4

文档评论(0)

1243595614 + 关注
实名认证
文档贡献者

文档有任何问题,请私信留言,会第一时间解决。

版权声明书
用户编号:7043023136000000

1亿VIP精品文档

相关文档