基于Verilog的8051微控制器中断系统的设计-半导体芯片系统设计与工艺专业论文.docxVIP

基于Verilog的8051微控制器中断系统的设计-半导体芯片系统设计与工艺专业论文.docx

  1. 1、本文档共57页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于Verilog的8051微控制器中断系统的设计-半导体芯片系统设计与工艺专业论文

Abstract 8051 microcontroller is applied widely in the domestic. Setting up comprehensive Verilog model of 8051 microcontroller can be beneficial to the embedded system and various onchip debug system. In the degign of microcontroller, the design of the control signal is the most complex, and in control signal, the interruption system is the most complex. 8051 microcontroller contains five interrupt sources: external interruption 0, timer/counter 0, external interruption 1, timer/counter 1, interruption of serial mouth. internal Two interrupt prioritys of 8051 microcontroller limit that the interruption control system can only meet two priority nested interruption. As the function of 8051 microcontroller expands, the original interruption system cannot catch up with the actual application. This subject designs the interruption control system of 8051 microcontroller with Verilog HDL. It not only can meet interruption response control of different priority levels, but also can complete with priority level among the response control at the same time, realizing the seamless cohesion of different interruption responses. It also expands the practical applicationof 8051 microcontroller. This subject optimizes the response process of the interruption of the control system to reduce the interrupt delay time, which means a lot to the real-time application and higher precision. The system also provides adjustment function of interrupt priority levels, so users can deal with interruption according to actual condition. This paper discussed the interrupt control circuit, interrupt response, nested interruption, completed the timer control module, external interruption, control module, a serial port control module with Verilog. Upon the completion of circuit analysis and design of sub-module, the whole circuit was functional simulated and verified. Simulation is finished on ModelSim of Mentor. These measurements assured correct design of clock chip. The last design result complet

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档