LTCS03型起零时控制系统的研制.docx

  1. 1、本文档共50页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
LTCS03型起零时控制系统的研制

The The development of The hardwares of LTCS·-03 Launching Time Control System Abstract Launching Time Control System is an important equipment in launching ground. It receives launching signal and generates absolute zero launching time(TO)in launching ground.The zero time is sent to center computer by communicating liner, and the center computer sends it to the measuring and controlling system as a basic time to start programs.At the same time,the system also generate the launching and inculpating sound for controlling and coordinating system which send the sound to all user. The hardwares of LTCS-03 Launching Time Control System are made up of industrial computer,TO generating card,operating platform and liner transit card. TO generating card,as the center of the system,has a smaller size and stronger function and higher trustiness than the older equipment by using Field Programmable Gate Array technology.This card insets the industrial computer in PCI local bus slot.The system can receive 8 launching signals to generate 4 TO signals which can be selected to be sent out. The softwares of LTCS-03 Launching Time Control System are made up of FPGA config software,driver software and ampplication software.FPGA config software realizes all actions of FPGA.The driver software,realising the hard resouce,completes initial and I/O of the hardware,B code decoded and SO on.The amplication software generates TO signal,the bee voice of launching and inculpating,shows the state of all working models,records the state of the system, saves and prints the information of TO realtimly. Key words:Launching Time:FPGA:PCI local bus;TO generating card 插图清单图3—1: 插图清单 图3—1: T 0控制台总体框图 .5 图3—2: TO形成板接口图 6 图3—3: TO形成板原理框图 7 图3—4: 控制部分电路原理图 9 图4—1: 配置写时序图 11 图4—2: 毫秒微秒计数器的逻辑

您可能关注的文档

文档评论(0)

186****0507 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档