基于FPGA的数字调制解调器设计毕业设计.doc

基于FPGA的数字调制解调器设计 基于FPGA的数字调制解调器设计 摘要 本设计使用FPGA在EDA技术开发软件QuartusⅡ上实现以正弦信号为载波的三种调制信号ASK、FSK、PSK的调制和解调。系统采用ALTERA公司生产的DE2开发板，Cyclone II EP2C35F672C6型号的FPGA和EPCS16系列的配置驱动，使用VHDL硬件描述语言实现，系统时钟为50MHZ，经四分频产生一路时钟信号经过DDS波形发生器形成ASK，PSK及FSK的一路载波，FSK的另一路载波由系统时钟经八分频后经过DDS波形发生器后产生。由于ASK和PSK调制特性相近，载波都为一路信号。因此在设计时将ASK和PSK调制放在同一 关键词：FPGA, ASK, PSK, FSK Digital modulation and demodulation based on FPGA Abstract This design uses FPGA on EDA technology development platform QuartusⅡ to achieve the generation and the demodulation of three modulation signal——ASK,FSK,PSK as carrier through sinusoidal signals.The system uses the ALTERA companys DE2 development board,FPGA of Type Cyclone II EP2C35F672C6FPGA and driver configuration of EPCS16 series.This system is realized in VHDL hardware description language,whose ASK,PSK and FSK carrier is generated when the four frequency produces a clock signal through the DDS waveform generator,and the system clock is 50MHZ.Because the characteristics of ASK and PSK modulation are similar to each other,which means their carrier are both one way signal,the modulation of ASK and PSK are put on the same model when designed,with a selection key and the two baseband signal control ends controlling.System clock generates pseudo random sequence baseband signals whose one road cycle is 15 as baseband signals through random signal model after the 512 frequency division.When in modulation,we use non coherent demodulation to demodulate ASK and PSK signal,and the zero crossing detection method for FSK signal demodulation.After the system is tested through the function simulation and verification, Key words: FPGA, ASK, PSK, FSK 目录 TOC \o 1-3 \h \z \u 1 绪论 h 1 1.1 课题背景与研究现状 h 1 1.1.1数字调制解调背景知识 h 1 1.1.2 FPGA背景知识 h 2 1.2 课题的主要研究工作 h 4 1.3 本论文的结构 h 4 2.EDA技术简介 h 6 2.1 Quartus II 简介 h 6 2.1.1 Quartus II的使用及主要设计流程 h 7 2.1.2 Quartus II的原理图输入设计流程 h 10 2.1.2 SignalTap II逻辑分析仪的使用 h 11 2.2 VHDL语言简介 h 13 2.2.1 VHDL的基本结构 h 14 2.2.2 VHDL