网站大量收购独家精品文档,联系QQ:2885784924

模拟CMOS集成电路设计课件7. Operational Amplifier(CMOS).ppt

模拟CMOS集成电路设计课件7. Operational Amplifier(CMOS).ppt

  1. 1、本文档共88页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
第*页 Examples 第*页 Examples 第*页 Examples 第*页 Incorporating the Nulling Resistor into the Miller Compensated Two-Stage Op Amp Circuit 第*页 Design of the Nulling Resistor (M8) 1). In order to place the zero on top of the second pole (p2), the following relationship must hold 2). The resistor, Rz, is realized by the transistor M8 which is operating in the active region because the DC current through it is zero. Therefore, Rz can be written as 3). The bias circuit is designed so that voltage VA is equal to VB. In the saturation region 第*页 Design of the Nulling Resistor (M8) 4). Equating the two expressions for Rz gives 第*页 Examples 第*页 Examples 第*页 An Alternate Form of Nulling Resistor 1). To cancel p2 Which gives 2). In the previous example 第*页 Programmability of the Two-Stage Op Amp The following relationships depend on the bias current, Ibias, in the following manner and allow for programmability after fabrication. Illustration of the Ibias dependence ? 第*页 Simulation of the Electrical Design 第*页 Current Mirror with Different Physical Performances 第*页 1-to-1.5 Transistor Matching 第*页 Reduction of Parasitics The major objective of good layout is to minimize the parasitics that influence the design. Typical parasitics include Capacitors to AC ground Series resistance Capacitive parasitics is minimized by minimizing area and maximizing the distance between the conductor and AC ground Resistance parasitics are minimized by using wide busses and keeping the bus length short For example At 2mΩ/square, a metal run of 1000um and 2um wide will have 1 Ω of resistance. At 1mA this amounts to a 1mV drop which could easily be greater than the least significant bit of an A/D converter 第*页 Technique for Reducing the Overlap Capacitance Square Donut Transistor Can get more W/L in less area with the above geometry 第*页 Chip Voltage Bias Distribution Scheme 第*页 Macromodel Macromodel A macromodel is a model that captures some or all of the performance of a circuit using different component

文档评论(0)

today-is-pqsczlx + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档