网站大量收购独家精品文档,联系QQ:2885784924

半导体制造装备概述.ppt

  1. 1、本文档共93页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Cleaning To ensure bondability and reliability of wirebond, one of the critical conditions is that the bonding surface must be free of any contaminants. Therefore cleaning is an important work before bonding. The method usually adapted is molecular cleaning method, plasma or UV-ozone cleaning method. 第六十页,共九十三页。 Bond evaluation Destructive bond pull test (Method 2011) Internal visual (Method 2010; Test condition A and B) Delay measurements (Method 3003) Nondestructive bond pull test (Method 2023) Ball bond shear test Constant acceleration (Method 2001; Test condition E) Random vibration (Method 2026) Mechanical shock (Method 2002) Stabilization bake (Method 1008) Moisture resistance (Method 1004) 第六十一页,共九十三页。 Destructive bond pull test (Method 2011) 第六十二页,共九十三页。 If both thebonds are at the same level and the hook is applied at the center, the forces can be represented When the both angles are 30o, the pull force is equal to the breakload. The failure during pull test may occur at one of the five positions in the wirebond structure: A. Lift off first bond B. Wire break at transition first bond C. Wire break mid span D. Wire break at transition second bond E. Lift off second bond When properly pulled, the bond should fail at B or D. If failures occur at A, C, or E, then the bonding parameters, metallization, bonding machine, bonding tool, hook, has to be reviewed. 第六十三页,共九十三页。 Flip-Chip Technology 第六十四页,共九十三页。 Advantages: · Smaller size: Smaller IC footprint (only about 5% of that of packaged IC e.g. quad flat pack), reduced height and weight. · Increased functionality: The use of flip chips allow an increase in the number of I/O. I/O is not limited to the perimeter of the chip as in wire bonding. An area array pad layout enables more signal, power and ground connections in less space. A flip chip can easily handle more than 400 pads. · Improved performance: Short interconnect delivers low inductance, resistance and capacitance, small electrical delays, good high f

文档评论(0)

虾虾教育 + 关注
官方认证
内容提供者

有问题请私信!谢谢啦 资料均为网络收集与整理,收费仅为整理费用,如有侵权,请私信,立马删除

版权声明书
用户编号:8012026075000021
认证主体重庆皮皮猪科技有限公司
IP属地重庆
统一社会信用代码/组织机构代码
91500113MA61PRPQ02

1亿VIP精品文档

相关文档