

**Copyright © HiSilicon Technologies Co., Ltd. 2013. All rights reserved.**

No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon Technologies Co., Ltd.

## **Trademarks and Permissions**



**HISILICON**, and other HiSilicon icons are trademarks of HiSilicon Technologies Co., Ltd.

All other trademarks and trade names mentioned in this document are the property of their respective holders.

## **Notice**

The purchased products, services and features are stipulated by the contract made between HiSilicon and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

## **HiSilicon Technologies Co., Ltd.**

Address: Huawei Industrial Base  
Bantian, Longgang  
Shenzhen 518129  
People's Republic of China

Website: <http://www.hisilicon.com>

Email: [support@hisilicon.com](mailto:support@hisilicon.com)

---

# About This Document

---

## Purpose

This document describes the recommendations for Hi3520D/Hi3515A/Hi3515C schematic diagram design, PCB design, and board thermal design.

This document provides hardware design methods for the Hi3520D/Hi3515A/Hi3515C.

## Related Version

The following table lists the product version related to this document:

Product Name	Related Version
Hi3520D	V100
Hi3515A	V100
Hi3515C	V100

## Intended Audience

This document is intended for:

- Technical support personnel
- Board hardware development engineers

## Change History

Changes between document issues are cumulative. Therefore, the latest document issue contains all changes made in previous issues.

### Issue 03 (2013-07-31)

This issue is the third official release, which incorporates the following changes:

#### **Chapter 1 Design Recommendations for Schematic Diagrams**

In section 1.2.4, the descriptions of Ethernet port indicators are added.

In section 1.3.1, the pins HDMI\_HOTPLUG, HDMI\_CEC, HDMI\_SCL, and HDMI\_SDA are added to Table 1-5.

## **Issue 02 (2013-06-21)**

This issue is the second official release, which incorporates the following changes:

The descriptions related to the Hi3515C are added.

## **Issue 01 (2013-05-21)**

This issue is the first official release, which incorporates the following changes:

### **Chapter 1 Design Recommendations for Schematic Diagrams**

Section 1.2.2 "RTC" is added.

In section 1.2.12, a note is added.

### **Chapter 2 PCB Design Recommendations**

In section 2.1.1, the descriptions of the impedance design are updated.

### **Chapter 3 Recommendations for Board Thermal Design**

The heat dissipation solution for the Hi3520D is added.

## **Issue 00B03 (2013-04-03)**

This issue is the first draft release.

---

# Contents

---

<b>About This Document</b> .....	<b>i</b>
<b>1 Design Recommendations for Schematic Diagrams</b> .....	<b>1</b>
1.1 Requirements on Circuits for the Small System.....	1
1.1.1 Clocking Circuit.....	1
1.1.2 Reset and Watchdog Circuits .....	2
1.1.3 JTAG Debug Interface .....	3
1.1.4 System Configuration Circuit for Hi3520D Hardware Initialization .....	5
1.1.5 Power Supply Circuit.....	6
1.2 Design of Hi3520D Interface Circuits.....	7
1.2.1 DDR2 or DDR3 Interface .....	7
1.2.2 RTC.....	13
1.2.3 USB 2.0 Host Port.....	13
1.2.4 Embedded FE PHY Interface.....	13
1.2.5 RMII.....	14
1.2.6 Flash Interface.....	15
1.2.7 SATA Interface.....	15
1.2.8 SPI Control Interface .....	15
1.2.9 Audio Interface.....	15
1.2.10 HDMI Output Interface.....	16
1.2.11 Analog VDAC Interface.....	16
1.2.12 VI Interface .....	17
1.3 Descriptions of Special Pins.....	18
1.3.1 Pins with the 5 V Withstand Voltage.....	18
1.3.2 Pins Not Multiplexed with GPIOs .....	19
1.3.3 Unused Pins During the Design .....	19
<b>2 PCB Design Recommendations</b> .....	<b>21</b>
2.1 Design Requirements on a 2-Layer PCB.....	21
2.1.1 Impedance Control.....	21
2.1.2 Signal Integrity.....	23
2.2 Design Recommendations for Power Supplies and Filtering Capacitors .....	24
2.2.1 Core Power Supply .....	24
2.2.2 DDR 1.5 V Power Supply.....	26

---

2.2.3 I/O 3.3 V Power Supply .....	28
2.3 Design Requirements on DDR2 or DDR3 SDRAM Interface Routing .....	30
2.4 Design Requirements on Network Port Routing .....	30
2.4.1 External RMI Routing .....	30
2.4.2 Embedded FE PHY Routing .....	31
2.5 Design Requirements on USB Interface Routing.....	31
2.6 Design Requirements on SATA Interface Routing .....	31
2.7 Design Requirements on HDMI Routing .....	32
2.8 Design Requirements on VI Interface Routing .....	32
2.9 Design Requirements on VDAC Interface Routing .....	32
2.10 Design Recommendations on PCB Signal Integrity Simulation .....	32
<b>3 Recommendations for Board Thermal Design.....</b>	<b>34</b>
3.1 Operating Condition.....	34
3.2 Reference Design for Heat Dissipation .....	34
3.3 Reference Thermal Design for Circuits.....	35
3.3.1 Schematic Diagram.....	35
3.3.2 PCB.....	36

# Figures

<b>Figure 1-1</b> Recommended connection mode of the crystal oscillator and component specifications for the system clock.....	2
<b>Figure 1-2</b> Recommended connection mode of the crystal oscillator and component specifications for the RTC	2
<b>Figure 1-3</b> Typical reset and watchdog circuit.....	3
<b>Figure 1-4</b> JTAG connection mode and standard connector pins .....	4
<b>Figure 1-5</b> Hardware initialization .....	5
<b>Figure 1-6</b> Power-on sequence .....	6
<b>Figure 1-7</b> Typical topology for connecting the Hi3520D to a DDR3 SDRAM. ....	8
<b>Figure 1-8</b> Reference design of the DDR3 voltage-divider circuit.....	9
<b>Figure 1-9</b> Connecting a matched resistor between the two differential clock signal traces at the terminal end	10
<b>Figure 1-10</b> Connecting the address and control signals on the Hi3520D to those on the DDR SDRAM.....	11
<b>Figure 1-11</b> Connection diagram of the DDR_CN_N pin .....	12
<b>Figure 1-12</b> Connection diagram of the DDR_RESET_N pin .....	12
<b>Figure 1-13</b> Circuit of the embedded FE PHY on the board .....	14
<b>Figure 1-14</b> Connection mode when the Hi3520D works in master mode.....	16
<b>Figure 1-15</b> Connection mode when the Hi3520D works in slave mode .....	16
<b>Figure 2-1</b> Differential traces within 100 $\Omega$ .....	21
<b>Figure 2-2</b> Differential traces within 90 $\Omega$ .....	22
<b>Figure 2-3</b> Impedance control when the single-ended signal trace is surrounded with GND traces on one side	22
<b>Figure 2-4</b> Impedance control when the single-ended signal trace is surrounded with GND traces on both sides .....	23
<b>Figure 2-5</b> Impedance control when other signal traces are routed around the single-ended signal trace.....	23
<b>Figure 2-6</b> Connectivity diagram of the GND plane under the Hi3520D.....	24
<b>Figure 2-7</b> Number and type of filtering capacitors for the core power supply.....	25
<b>Figure 2-8</b> Core power supply design.....	26
<b>Figure 2-9</b> Number and type of filtering capacitors for the DDR 1.5 V power supply .....	27
<b>Figure 2-10</b> DDR 1.5 V power supply design .....	28

---

<b>Figure 2-11</b> Number and type of filtering capacitors for the I/O 3.3 V power supply.....	29
<b>Figure 2-12</b> I/O 3.3 V power supply design .....	30
<b>Figure 3-1</b> Heat sink.....	35

---

# Tables

---

<b>Table 1-1</b> Signals over the JTAG debug interface .....	3
<b>Table 1-2</b> TEST_MODE pin configuration .....	4
<b>Table 1-3</b> Hardware configuration signals .....	5
<b>Table 1-4</b> Sequence of the connected AD pins .....	17
<b>Table 1-5</b> Pins with the 5 V withstand voltage .....	18
<b>Table 1-6</b> Pins not multiplexed with GPIOs.....	19
<b>Table 1-7</b> Methods for processing unused pins.....	19



# 1 Design Recommendations for Schematic Diagrams

---



## NOTE

Unless otherwise specified, this document applies to the Hi3520D, Hi3515A and Hi3515C and uses the Hi3520D as an example.

## 1.1 Requirements on Circuits for the Small System

### 1.1.1 Clocking Circuit

The system clock can be generated by combining the internal feedback circuit of the Hi3520D with an external 24 MHz crystal oscillator circuit.

[Figure 1-1](#) shows the recommended connection mode of the crystal oscillator and component specifications for the system clock.




## CAUTION

The selected capacitors must match the load capacitor of the crystal oscillator, and the capacitor material should be NPO.


---

**Figure 1-1** Recommended connection mode of the crystal oscillator and component specifications for the system clock



The Hi3520D integrates an RTC, to which a crystal oscillator on the board must provide a clock circuit. Figure 1-2 shows the recommended connection mode of the crystal oscillator and component specifications for the RTC.

**Figure 1-2** Recommended connection mode of the crystal oscillator and component specifications for the RTC



## 1.1.2 Reset and Watchdog Circuits

The Hi3520D RSTN pin is a reset signal input pin. The valid reset signal must have low-level pulses with a typical width of 100–300 ms.


During board design, you are advised to use a dedicated reset chip to generate reset signals to ensure system stability. If a Hi3520D reset exception occurs, the Hi3520D can generate low-level pulses through the WDG\_RSTN pin, which connects to an input pin on the reset chip to reset the Hi3520D system.

## CAUTION

The WDG\_RSTN pin is an OD output and must connect to an external pull-up resistor. This pin cannot directly connect to the RSTN pin.

Figure 1-3 shows the typical reset and watchdog circuit.

Figure 1-3 Typical reset and watchdog circuit



## 1.1.3 JTAG Debug Interface

The Hi3520D provides a JTAG debug interface that complies with the IEEE1149.1 standard. PCs can connect to a Realview-ICE simulator over this interface. Table 1-1 describes the signals over the JTAG debug interface.


Table 1-1 Signals over the JTAG debug interface

Signal	Description
TCK	JTAG clock input, internal pull-down. A pull-down resistor must connect to this signal on the board.
TDI	JTAG data input, internal pull-up. A pull-up resistor must connect to this signal on the board.
TMS	JTAG mode select input, internal pull-up. A pull-up resistor must connect to this signal on the board.
TRSTN	JTAG reset input, internal pull-down. When the Hi3520D works properly, a pull-down resistor must connect to this signal on the board.
TDO	JTAG data output. A pull-up resistor must connect to this signal on the board.

### NOTE

For details about the impedance of the external pull-up and pull-down resistors, see Figure 1-4.

**Figure 1-4** JTAG connection mode and standard connector pins



The JTAG pins on the Hi3520D can be multiplexed with GPIO pins by configuring the JTAG\_EN pin.

The Hi3520D works in normal or test mode, which is selected by configuring the TEST\_MODE pin. If the Hi3520D works in normal mode, the pin must connect to a 10 kΩ pull-down resistor, as described in Table 1-2. The eFUSE pin must connect to GND through a 10 kΩ pull-down resistor.

**Table 1-2** TEST\_MODE pin configuration

TEST_MODE	Description
0	The Hi3520D works in normal mode.
1	The Hi3520D works in test mode.

## 1.1.4 System Configuration Circuit for Hi3520D Hardware Initialization

The Hi3520D integrates an A9 CPU and can boot from the SPI flash or BOOTROM.

The Hi3520D is compatible with various SPI flash memories, and you can select an address mode by configuring the SFC\_ADDR\_MODE pin.

The JTAG pins can be multiplexed with GPIO pins by configuring the JTAG\_EN pin.


Table 1-3 describes hardware configuration signals.

**Table 1-3** Hardware configuration signals

Signal	Direction	Description
BOOT_SEL	I	BOOT_SEL select. 0: The Hi3520D boots from the SPI flash. 1: The Hi3520D boots from the BOOTROM.
SFC_ADDR_MODE	I	SFC_ADDR_MODE select. 0: 3-byte mode 1: 4-byte mode
JTAG_EN	I	JTAG_EN select. 0: GPIO is selected. 1: JTAG is selected.
JTAG_SEL	I	JTAG_SEL select. 0: A9 1: SATA

The signals must be configured during Hi3520D hardware initialization, by connecting pull-up or pull-down resistors to their respective pins on the board, as shown in Figure 1-5.

**Figure 1-5** Hardware initialization



以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/997042100144006143>